


Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE



PARALLEL PROCESSOR ARCHITECTURE




FIG. 2-3

PARALLEL PROCESSOR ARCHITECTURE





FIG. 2-4






FIG. 3-2




FIG. 3A

24 23 22 21 2019 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	i wake-up event iva i XXXXXXXX ctx cmd																F/G. 3B
31 30 29 28 27 26 25 24 23 22 21 2019 18 17 16	XT i 1 i 1 i 1 XXXXXXXXXXXXXXXXXXXXXXXXX	Context Descriptors:	1) Wake-up Events (Bits 8-15)	0 = kill	1 =voluntary	2 = SRAM	4 = SDRAM	8 = FBI	16 = INTER_THREAD	$32 = PCI_DMA_1$	$64 = PCI_DMA_2$	128= SEQ NUM LSB	2) db -> branch defer amount (Bit 17)	3) va -> value of sequence number (Bit 7)	4) OPCODE Bits (29-31)	5) cxt_cmd	<i>FIG.</i>







FIG. 3C


PARALLEL PROCESSOR ARCHITECTURE






Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE







Applicant(s): Matthew J. Adiletta

PARALLÈL PROCESSOR ARCHITECTURE









10 cycles vs. 14


FIG. 5A

PARALLEL PROCESSOR ARCHITECTURE





Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE





PARALLEL PROCESSOR ARCHITECTURE





ATU Notes:


- a) Core to FboxRegs: use sram_push_data_bus
- b) Core to FBI Regs: use private ATU/FBI cmd/data bus
- c) Core reads FboxRegs: use SRAM_pull_data_bus
- d) Core reads FBIRegs: use sram_push_data_bus (makes sram appear Tike another Fbox to FBI on sram_push_bus)

Cmd_Req_R<2:0>
000 none
001 Sram Chain
010 SDR chain
011 Sram
100 SDR
101 FBI
110 PCI
111


Tx_CMD_drv_en_R<1:0>
0 none
1 grant

FIG. 6-4

Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE



PARALLEL PROCESSOR ARCHITECTURE



T_Cmd_type_R<2:0> 000: bus idle
000: bus idle

010: SRAM 011: SRAM-csr 100: PCI 101: reserved 110: FBI

001: SDRAM

110. FBI 111: Scratch

Fbox Branch/Ctx Choices 1) FBI sdone

br / ctx 2) FBI auto push br / ctx br / ctx 3) Ithread sidone 4) signal rec cxt br / ctx 5) Seq#1 change (flag) br / ctx 6) Seq#2 change (flag) br / ctx 7)SRAM sdone br / ctx 8)SDRAM sdone br / ctx 9) volunteer cxx swap ctx

10) Rec_req_available (flag) br 11)SDRAM rd parity en (flag) br 12) Fbox_push_protect br

13) ccodes, contexts and kill

FIG. 6-6